ABSTRACT Nanotube (NT) FETs have been proposed as the most promising architecture for the ultimate scaling of FETs. However, an enhanced L-BTBT restricts their scaling. Therefore, in this paper, for the first time, we explore the application of a dual-material gate (DMG) in the emerging NT junctionless accumulation mode FETs and NT metal-oxide semiconductor FETs to alleviate the detrimental BTBT. The incorporation of DMG reduces the OFF-state current in the NTFETs by more than two orders of magnitude leading to a substantial ON-state to OFF-state current ratio (I ON /I OFF ) of ∼10 6 for a gate length of 20 nm. This paper shows that the DMG architecture not only improves the static performance significantly but also leads to an enhanced dynamic performance due to a reduction in the total gate capacitance. In addition, we also provide the essential design guidelines for NTFETs in terms of the work function of the dual gates and their respective lengths. Since the NT architecture is essentially vertical, the DMG can be realized by the deposition processes facilitating the scaling of the DMG NTFETs unlike the lateral DMG FETs. Therefore, this paper provides an incentive for experimentally exploring the NTFETs for the future technology nodes.
I. INTRODUCTION
The pronounced short channel effects at the scaled technology nodes arising due to the inefficient gate control and physical constraints in realizing ultra-scaled dimensions have outdistanced the conventional single gate planar transistors and shifting the focus of the researchers towards the multiple-gate 3-D topologies such as gate-all-around (GAA) nanowires (NW) for the future FET technologies [1] - [3] . However, nanowires need to be stacked into arrays to extract the sufficient effective drive current thereby consuming the valuable chip area, and countering the advantage of the scaled dimensions [4] , [5] . Moreover, the effective gate control in GAA NWFETs leads to a significant overlap of the channel region valence band with the drain region conduction band in the OFF-state regime triggering the lateral band-to-band-tunneling (L-BTBT) of electrons from the channel to the drain [6] - [14] . On the other hand, the conventional transverse-BTBT (T-BTBT) induced gate induced drain leakage (GIDL) current arises at large negative gate bias due to the tunneling of the electrons from the valence band to the conduction band in the gate-drain overlap region through BTBT [6] - [16] and trap assisted tunneling (TAT) mechanisms [17] , [18] . The leakage mechanism of L-BTBT is more pronounced in the NWMOSFETs due to the smaller tunneling width as compared to the NW junctionless FETs (NWJLFETs) [11] - [14] , [19] - [21] which were proposed to overcome the need for ultra-steep metallurgical junctions and complex thermal budgets [6] - [18] , [22] . However, NWJLFETs are plagued by the low ON-state current due to the lower mobility in the channel and high series resistance due to lightly doped source and drain extension regions (N D = 1 × 10 19 cm −3 ). Therefore, junctionless accumulation mode FETs (JAMFETs) were proposed [23] - [25] which have heavily doped source/drain extension regions (N D = 1 × 10 20 cm −3 ). Although JAMFETs exhibit a higher ON-state current, it was demonstrated that NWJAMFETs also exhibit a larger L-BTBT due to the lower tunneling width owing to the heavily doped drain extension region in comparison to the NWJLFETs [12] .
The expedition of FETs with an enhanced output drive current from 3-D topologies along with a better ON-state to OFF-state current ratio (I ON /I OFF ) has resulted in the invention of the silicon nanotubes with core-shell gate stack [26] - [34] . Such a superior electrostatic gate control in nanotube (NT) architecture provides excellent immunity to the short channel effects and the efficient volume inversion resulting in a higher drive current compared to the nanowires along with the effective utilization of the real-estate [26] - [29] . The conventional co-axial carbon nanotubes (CNT), on the other hand, have a typical diameter of ∼ 1 nm and offer 1-D quasi ballistic transport resulting in high-speed injection of carriers which can be harnessed for high frequency applications. Although the CNTFETs operate at a faster speed and exhibit a high ON-state to OFF-state current ratio even at a scaled supply voltage (∼0.5 V) [35] , [36] , realizing and aligning an array of CNT on an entire wafer with a low defect density is a technological challenge which limits their viable candidature for high performance logic applications [37] . Moreover, the conventional CNT has a gate all around structure like the NWFETs unlike the Silicon NTFET which comprises of an inner core gate as well as the outer gate. The enhanced gate control in the NT architecture results in an increased L-BTBT as demonstrated in [34] owing to the presence of core gate. This additional L-BTBT GIDL increases the OFFstate current of the NTFETs considerably, degrades their I ON /I OFF thus hindering their scaling and usage for low power applications. This L-BTBT GIDL is an important design parameter for the ultra-short channel FETs. Hence, L-BTBT needs to be mitigated and this problem has been overlooked till date. Therefore, in this paper, the application of DMG in nanotube architectures is analyzed for the first time including the L-BTBT GIDL. Our well calibrated 3-D numerical simulations results demonstrate that the presence of a lower work function gate material near the drain side effectively modulates the tunneling barrier width at the drain side and suppresses the L-BTBT component of the GIDL thereby reducing the OFF-state current by nearly 2 orders of magnitude leading to a substantial I ON /I OFF of 10 6 as compared to the SMG NTFET (10 4 ). Moreover, our study also shows that the incorporation of the DMG also leads to a reduction in the intrinsic delay of the NTFETs due to a reduction in the gate-to-drain (Miller) capacitance C gd . Therefore, the DMG architecture in NTFETs leads to improvement in both the static performance and the dynamic performance. We also analyze the performance of the DMG NTFETs with gate length scaling. In addition, we provide the necessary guidelines for optimizing the performance of the NTFETs. 
II. DEVICE STRUCTURE AND SIMULATION PARAMETERS
The 3-D schematic view of the DMG NTFET architecture is shown in Fig. 1(a) . The core gate (core gate diameter = 20 nm [29] ) as well as the outer gate of the DMG NTFETs is comprised of dual materials. The gate (M1) near the source region is termed as the control gate (work function con and gate length L con ) whereas the gate near the drain region is termed as the auxiliary gate (work function aux and gate length L aux ). This auxiliary core gate is extended till the drain end to make contact with the outer gate [26] , [27] , [29] - [32] . The thickness of the auxiliary core gate (t gcd ) in the gate-drain extension overlap region is kept intentionally small to reduce the gate-to-drain Miller capacitance (C gd ) and the intrinsic delay. The necessary fabrication steps for the silicon based vertical NT has already been reported [26] - [28] , [33] . As reported in [26] - [28] and [34] the gate sidewall spacers are vital for realizing the vertical nanotube structures. Therefore, we have used SiO 2 as the spacer material in all the NTFET simulations. Following the fabrication flow for the conventional NT MOSFETs in [26] - [28] and [33] , we have suggested a process flow for realizing the DMG NTFETs as shown in Fig. 2 . The DMG has been implemented in the past for conventional lateral channel devices such as planar bulk and SOI MOSFET, TFETs, JLFETs, nanowire architectures [38] - [47] and coaxial CNTs [49] and has also been experimentally realized [38] , [40] , [46] , [47] .
612 VOLUME 6, 2018 However, for such conventional lateral channel architectures, the fabrication of a DMG for laterally contacting two gate materials requires an additional lithography step which increases their fabrication cost. Moreover, different metal deposition techniques such as tilt angle deposition [38] increases the fabrication complexity. In addition, realizing DMG precisely at the sub-20 nm dimensions is more difficult due to the misalignment issues during lithography. However, since NTFETs are essentially vertical structures, the incorporation of the DMG at reduced dimensions is not hindered by the lithography alignment issues as the gate length of the NTFETs is determined by the thickness of the gate material deposited. Therefore, it is also easier to realize DMG architecture in NTFETs as compared to the previously reported planar architectures. However, in state of the art multi-gate technology, several metal layers are deposited sequentially in order to tune the work function and provide an adhesive and reliable stack. Techniques such as replacement metal gate (RMG) for producing good quality high-k gate stacks are complex [50] , [51] . Therefore, various techniques to realize the metal gate stack have been reported in which the gate stack of two materials with an abrupt transition between top and bottom metal with the thickness of bottom metal varying between 1 nm to 10 nm has already been experimentally realized [52] - [54] . In addition, the ion implantation of the gate metal can also be used to realize the work function requirement for the DMG NTFETs [55] , [56] . Moreover, in the metal inserted polysilicon gate (MIPS) technology, an ultra-thin layer (∼1 nm) of TaN metal is deposited below the gate polysilicon layer to mitigate the poly depletion effect [52] . In addition, the bottom-up epitaxial growth of the vertical nanotube structure incorporates in-situ doping [26] , [27] . Therefore, abrupt junctions at scaled dimensions and the gate-stack requirement for the DMG NTFETs can be easily realized without any significant difficulty. The gate work function for the SMG-NTJAMFET and SMG-NTMOSFET is taken as 4.7 eV to get the lowest drain current in the OFF-state (i.e., at V GS = 0 V). For the DMG NTFETs, a difference in the work function of 0.5 eV between con and aux and control gate to the total gate length ratio (L con /L g ) = 0.5 is taken in accordance with [43] , [44] for the initial analysis. A channel doping of N D = 1 × 10 18 cm −3 (N ch ) is used for NTJAMFET and N A = 1 × 10 16 cm −3 (P ch ) for NTMOSFET. The doping profiles at the source-channel and drain channel interface are kept abrupt to consider the worst-case scenario for L-BTBT. The device parameters used for the SMG NTFETs and DMG NTFETs simulations are listed in Table 1 .
III. SIMULATION RESULTS AND DISCUSSIONS
To analyse the impact of the DMG architecture on the electrical characteristics of DMG NTFETs, systematic 3-D device simulations were performed using Sentaurus TCAD (release I-2013.12) [57] . Lombardi mobility model and Philips unified mobility model were used to account for the mobility degradation due to the field and impurity doping. In conjunction with the Shockley-Reed-Hall recombination, Auger recombination and Fermi-dirac statistics, Slotboom model for bandgap narrowing is invoked for considering the bandgap narrowing effects in the heavily doped source/drain-extension regions. For considering the L-BTBT, nonlocal BTBT model was activated. No quantum confinement effects were taken into consideration as the silicon film thickness used for our device structure is greater than 7 nm [58] . For simulating NTFETs, the simulation set-up was calibrated by reproducing the experimental results of the nanowire (NW) MOSFET of diameter 20 nm and a gate length of 60 nm [6] as shown in Fig. 3(a) . The simulation results are in close agreement with the experimental data indicating that our simulations efficiently capture the effect of L-BTBT. Since the value of the doping gradient of the experimental device is not reported in [6] , therefore, we have considered the doping profile to be abrupt while calibrating the simulation set up. As the gate-drain overlap is negligible for abrupt doping profiles, we have not included the T-BTBT (arising in the gate-drain overlap region due to the graded doping profile) in our simulations. No direct tunneling model to account for gate leakage is included [6] , [59] . The hot electron induced photo-carrier generation, and the impact ionization based drain-substrate VOLUME 6, 2018 613 junction breakdown phenomenon which are discussed extensively in [15] , [16] , [61] , and [62] occur only at high drain voltage in excess of 5 V in silicon based devices. Although these minority carrier generation phenomena may lead to a large leakage current in the FETs operating at a large drain voltage, they are unexpected in the proposed DMG NTFETs which are meant for sub-1 V low power logic applications. L-BTBT dictates the leakage phenomenon in this regime as reported in [6] - [16] . Therefore, although we have included BTBT model to capture L-BTBT GIDL and the consequent source-channel barrier lowering due to the inherent forward bias owing to the hole accumulation, we have not invoked any impact ionisation model. The transfer characteristics of the SMG NTJAMFET and SMG NTMOSFET for various gate lengths are shown in Fig. 3(b) . It is clearly seen from Fig. 3(b) that the I ON /I OFF for both SMG NTJAMFET and SMG NTMOSFET is around ∼ 10 4 even for a gate length of 20 nm. Moreover, scaling the gate length from 20 nm to 10 nm increases the OFFstate current by almost 4 orders of magnitude degrading the I ON /I OFF as well as the subthreshold swing in NTFETs even in the presence of the core gate. The threshold voltage also shifts to negative voltages. This shows that the gate length scaling deteriorates the performance of the nanotube FETs. Such detrimental impact of the gate length scaling in NTFETs is attributed to an enhanced L-BTBT GIDL owing to the presence of the core gate. Therefore, L-BTBT GIDL needs to be mitigated in NTFETs.
To address the need for mitigating the increased L-BTBT in NTJAMFET and NTMOSFET, we explore the application of the DMG for both the core gate as well as the outer gate. To analyze the impact of the variation of the control gate work function, aux is fixed at 4.2 eV and con is varied. The corresponding transfer characteristics of the SMG NTFET and DMG NTFET (L con /L g = 0.5) are compared in Fig. 4(a) & (b) and the energy band profiles are shown in Fig. 4(c) & (d) . As can be seen from Fig. 4(a) & (b) , the application of the DMG with con = 4.7 eV increases the OFF-state current compared to their SMG counterpart for both the NTJAMFET as well as NTMOSFET. This rise in the OFF-state current can be attributed to the lower sourcechannel barrier height for the DMG architecture compared to their SMG counterpart for control gate work function of 4.7 eV as can be seen in Fig. 4(c) & (d) . The NTFETs are more sensitive to the effective gate length modulation than the NWFETs as shown in Fig. 3(b) . Since the control gate dictates the threshold voltage and the auxiliary gate controls the tunneling width in a DMG architecture [12] , the effective gate length in DMGFETs is the length of the control gate. In the case of DMG NTFETs, the control gate length is only half as compared to the total gate length in SMG. Therefore, owing to the reduced effective gate length and the increased sensitivity of the NTFETs to the gate length modulation, the short channel effects are more pronounced in DMG NTFETs. This leads to a reduction in the sourcechannel barrier height and increases the thermionic diffusion current resulting in a higher I OFF . However, by increasing the work function of the control gate the source-channel barrier height may be modulated. As shown in Fig. 4(a) & (b) , increasing the control gate work function to 5.2 eV reduces the OFF-state current by almost 2 orders of magnitude for both NTJAMFET and NTMOSFET. This improvement in the OFF-state current can be attributed to the increase of the source-channel barrier height due to the higher work function. Beyond 5.2 eV, the ON-state current of the devices reduces considerably due to a larger shift in the threshold voltage without any significant reduction in the OFF-state current. Therefore, the control gate work function should be fixed at 5.2 eV.
To understand the role of the auxiliary gate in reducing the leakage current, we fixed the control gate work function to 5.2 eV and varied the work function of the auxiliary gate. The corresponding transfer characteristics and energy band diagrams of the SMG and DMG NTFETs are shown in Fig. 5 . The underlying physics can be explained using the lateral electric field profile as shown in Fig. 4 (e) & (f) and the energy band profiles as shown in Fig. 6 . As can be seen from Fig. 4(e) & (f) , the introduction of the DMG with a lower aux reduces the electric field at the channel-drain extension interface. This is reflected as the gradual band-bending in the energy band diagram which increases the tunneling width for the electrons at the channel-drain extension interface as compared to the SMG NTFETs. The increase in the tunneling width can be clearly seen in Fig. 6 for the auxiliary 614 VOLUME 6, 2018
FIGURE 4. (a) Transfer characteristics of SMG NTJAMFET and DMG NTJAMFET, (b) Transfer characteristics of SMG NTMOSFET and DMG NTMOSFET, (c) Energy band profiles of SMG NTJAMFET and DMG NTJAMFET, (d) Energy band profiles of SMG NTMOSFET and DMG NTMOSFET taken at a cutline A-A', (e) Lateral electric field of SMG NTJAMFET and DMG NTJAMFET and (f) Lateral electric field of SMG NTMOSFET and DMG NTMOSFET taken at a cutline A-A'
for varying con at a fixed aux of 4.2 eV. gate work function of 4.2 eV. As aux is reduced below 4.2 eV, the OFF-state current increases and the subthreshold swing degrades. This is also attributed to the short channel effects which are inherently more pronounced for the DMG NTFETs with a lower work function of the auxiliary gate. This leads to a reduction in the source-channel barrier height which increases the OFF-state current, thereby deteriorating the device performance. Moreover, as the work function of the auxiliary gate is increased above 4.2 eV, the electric field starts increasing at the channel-drain extension interface. This rise in the electric field increases the band-bending at the channel-drain extension interface which reduces the tunneling width increasing the OFF-state current. The source-channel barrier height is also reduced when the auxiliary gate work function is increased to 4.5 eV. Also, it can be observed from Fig. 5 that for a negative V GS , the drain current first reduces to a lowest value and then again starts increasing. The gate voltage at which the drain current attains its minimum value, i.e., the bias at which the L-BTBT triggers, follows the same trend as that of the auxiliary gate work function variation. Thus, the auxiliary gate tunes the bias point at which the L-BTBT starts influencing the transfer characteristics. To probe the impact of the variation of the two gate lengths at a fixed gate length (L g = 20 nm) and a fixed work function for the two gates, Fig. 7 shows the transfer characteristics for various control gate length to total gate length ratios (L con /L g ). For a fixed gate length, the location of the potential step at the interface of the two gates can be tuned by changing the L con /L g ratio. This feature is studied by varying the length of the control gate from 4 nm to 16 nm. As can be observed from Fig. 7 that for L con /L g = 0.2, the OFF-state current is more than the SMG architecture. With an increase in the L con /L g , the OFF-state current first reduces and then again starts increasing as ratio of L con /L g approaches unity. The DMG architecture gives the optimum performance for L con /L g ∼ 0.5 − 0.6. As the threshold voltage of the DMG NTFETs is mainly determined by the control gate length, varying the length of the control gate shifts the threshold voltage and the transfer characteristics as shown in Fig. 7 . For smaller length of the control gate (L con /L g = 0.2), the DMG NTFET exhibits a reduced threshold voltage and a reduced source-channel barrier height as can be seen from the energy band profiles in Fig. 8 . Moreover, as the control gate length approaches the total gate length, a substantial shift in the threshold voltage is observed which results in a reduction in the ON-state current (V GS = 1.0 V). Also, as the L con /L g approaches unity, the auxiliary gate becomes ineffective in modulating the tunneling barrier width due to its smaller length. As can be seen from Fig. 8 , for smaller L aux (i.e., L con /L g >0. 60 ), the tunneling width at the drainextension interface becomes narrower which enhances the L-BTBT and increases the OFF-state current. Therefore, the DMG NTFETs exhibit optimum performance when L con /L g is around 0.5 − 0.6.
We have also compared the dynamic performance of the SMG NTFETs and DMG NTFETs as shown in Fig. 9 . Due to the presence of the core gate in nanotube architecture, there is an inherent overlap between the gate and drain which increases the Miller capacitance (C gd ) and hence, the total gate capacitance (C gg ). However, the total gate capacitance of the DMG NTFET is lower compared to the SMG counterpart. This is attributed to the auxiliary gate of lower work function in the gate-drain overlap region which reduces the coupling and the total gate capacitance compared to the SMG counterpart. Moreover, the DMG NTFETs not only exhibit a lower OFF-state current than SMG NTFETs, but the intrinsic delay that is calculated using the effective drive current method [63] as done in [12] and [14] , also turns out to be ∼ 1.2 and ∼ 1.35 times lower compared to the SMG NTJAMFET and SMG NTMOSFET, respectively, as shown in Fig. 9(c) . Although a comprehensive delay model dealing with the electro-optic modulation response time of the p-n junction in reverse bias mode has been proposed in [64] , the effective drive current method [63] used for benchmarking the dynamic performance of the nanoscale FETs has been utilized in this paper. Although the effective drive current is lower in the DMG NTFETs due to the increased threshold voltage as compared to the SMG NTFETs, the lower gate-drain Miller capacitance (C gd ) which reduces the total gate capacitance (C gg ) leads to the lower intrinsic delay in DMG NTFET architecture. Therefore, the incorporation of the DMG not only improves the static performance by mitigating the L-BTBT but also enhances the dynamic performance of the NTFETs.
IV. DESIGN OPTIMIZATION IN SUB-20-NM REGIME
To analyze the impact of gate length scaling on the DMG NTFETs, we have compared the performance of DMG NTFETs with SMG NTFETs for scaled gate lengths of 15 nm and 10 nm as shown in Fig. 10 and Fig. 11 respectively. As can be seen from Fig. 10(a) & (d) , we have started the analysis by fixing the control gate (M1) work function con at 5.2 eV and varying the auxiliary gate work function aux .
616 VOLUME 6, 2018 Our analysis shows that the DMGNTFETs of L g = 15 nm exhibit the minimum OFF-state current for auxiliary gate work function of 4.2 eV. The OFF-state current is reduced by more than 1 order of magnitude for aux = 4.2 eV leading to a considerable I ON /I OFF ratio of ∼ 10 5 . The impact of the control gate work function by fixing the work function of the auxiliary gate aux at 4.2 eV is analyzed in Fig. 10 2), the DMG NTFET exhibits a reduced threshold voltage and a reduced source-channel barrier height which increases their OFF-state current. As the control gate length approaches the total gate length, i.e., as the L con /L g approaches unity, the auxiliary gate becomes ineffective in modulating the tunneling barrier width due to its smaller length. Thus, for smaller L aux (i.e., L con /L g > 0.60), OFF-state current starts rising as can be seen from Fig. 10(c) & (f) . Therefore, the DMG NTFETs exhibit optimum performance when L con /L g is around 0.5∼0.6 for a total gate length of 15 nm. Although a gate electrode work function combination of con = 5.2 eV and aux = 4.2 eV leads to a reduction in the OFF-state current for a gate length of 15 nm, the same combination does not lead to a significant improvement in the performance of DMG NTFETs for L g = 10 nm. This is due to the enhanced short channel effects arising at L g = 10 nm. Therefore, to dissuade the short channel effects, the DMG architecture with a control gate work function con fixed at 5.2 eV is analyzed while varying the auxiliary gate work function aux . As can be seen from 618 VOLUME 6, 2018 Fig. 11(a) & (d) , increasing the auxiliary gate work function reduces the OFF-state current. However, increasing aux beyond 4.5 eV does not lead to significant reduction in OFF-state current. Therefore, aux is fixed to 4.5 eV and the work function of the control gate is varied to optimize the performance. As the short channel effects are more pronounced at L g = 10 nm, reducing the work function of the control gate con will further degrade the performance. Therefore, we have increased the con to optimize the performance. As can be seen from Fig. 11 , increasing the con till 5.5 eV reduces the OFF-state current with a slight reduction in the ON-state current as compared to the control gate work function of 5.2 eV. However, increasing con beyond 5.5 eV increases the threshold voltage reducing the ON-state current. Therefore, the work function combination of 5.5 eV and 4.5 eV gives the optimum performance for L g = 10 nm. Moreover, DMG NTFET at a gate length of 10 nm exhibits the optimum performance when L con /L g ∼ 0.5−0.6 as shown in Fig. 11(c) &(f) . Thus, the application of the DMG reduces the OFF-state current in NTFETs effectively even when the gate length is scaled to 10nm. Moreover, as shown in Fig. 12 , the effective drive current increases at the scaled gate lengths and the total gate capacitance also reduces as the gate length is scaled down which further helps in improving the dynamic performance of the NTFETs. As shown in Fig. 13 , the intrinsic delay for the DMGNTFETs is smaller compared to the SMG NTFETs for scaled gate lengths. Therefore, the proposed DMG architecture is effective in suppressing the L-BTBT induced OFF-state current for the NTFETs with scaled gate lengths and also reduces the total gate capacitance C gg .
Furthermore, we have also studied the impact of the spacer length (L s ) variation on the performance of the DMG nanotubes. As nanotube FETs are essentially vertical, therefore, unlike the conventional lateral FETs, their scaling is not hindered by the spacer length. However, as we reduce the spacer length, the drain will exhibit a stronger influence on the channel region. As a result, the lateral electric field increases which not only reduces the tunneling width at the drain-channel interface but also reduces the source to channel barrier height due to the enhanced DIBL. A smaller tunneling width results in a larger L-BTBT and thus, a larger OFF-state current as shown in Fig. 14 , thereby degrading the I ON /I OFF ratio.
V. CONCLUSION
In this paper, we investigate the application of the dualmaterial gate in emerging NTFETs to control the enhanced L-BTBT component of the GIDL to facilitate their scaling to the sub-20 nm nodes. Our results clearly demonstrate that the incorporation of the dual material gate suppresses the L-BTBT GIDL by tuning the tunneling width at the channel-drain extension interface through the auxiliary gate work function and the effective gate length by modulating the control gate work function. As a result, the OFF-state current reduces by nearly 2 orders of magnitude leading to a significantly high I ON /I OFF of 10 6 . Moreover, we show that the DMG NTFETs should be designed with L con /L g around 0.5 − 0.6 to achieve the minimum OFF-state current. In addition, we analysed the dynamic performance of the DMG NTFETs and demonstrated that the intrinsic delay of the DMG architecture is nearly 1.2 and 1.35 times lower for the DMG NTJAMFET and DMG NTMOSFET, respectively, as compared to their SMG counterpart due to a lower miller capacitance (C gd ). Therefore, DMG NTFETs also exhibit a better dynamic performance compared to the SMG NTFETs. Moreover, the proposed DMG NTFETs can be realized experimentally without any addition of an extra lithography step owing to their vertical structure. As the technology node is heading towards the sub-20 nm regime, DMG NTFET provides a lucrative alternative for its potential integration with the CMOS technology for the future technology nodes. 
